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Silicon-oxide-nitride-oxide-silicon ͑SONOS͒ memory and its nitride read only memory ͑NROM͒ modification are attractive solutions for future high-density data storage applications.
1,2 In these devices the information is stored as charges in the silicon nitride layer. In contrast to traditional SONOS memories, where program/erase operations involve direct electron tunneling through a thin ͑ϳ20 Å͒ bottom oxide ͑BOX͒, in NROM these operations are accomplished by hot carriers ͑electrons/holes͒ locally injected over a barrier of a relatively thick ͑40-70 Å͒ oxide into the nitride layer near the drain.
2,3 As a result, 2 bits of information can be reliably stored in a single memory transistor.
Scaling down the SONOS memory cell to sub-100-nm technology nodes necessitates ONO stacks with small effective oxide thicknesses ͑EOTs͒. Currently, the only viable solution for achieving a sub-100-Å EOTs involves replacement of a conventional SiO 2 in the top dielectric layer with a material having higher dielectric constant ͑k͒. The high-k top layer is expected to provide several additional advantages including effective blocking of electron injection from the gate electrode and improved program/erase efficiency with a possibility of a Fowler-Nordheim ͑FN͒ hole injection from the substrate. The FN hole injection could provide an erase mechanism alternative to the currently used "hot" holes, which are the principal cause of the BOX degradation in NROM cells. [3] [4] [5] Moreover, the FN hole injection could enable a refresh operation of the memory cell. 15 Aluminum oxide, Al 2 O 3 , ͑k =7-10͒ ͑Ref. 6͒ is regarded as one of the best candidates for the top oxide layer in ONO stacks due to its high thermal and chemical stabilities, electrical strength, and compatibility with conventional materials used in the memory cell manufacturing. [7] [8] [9] [10] Despite several promising results, a broad application of Al 2 O 3 in the SONOS memory stacks is hindered by several technical problems, including inferior retention characteristics compared to traditional NROM devices, 8 pinning effects at the Al 2 O 3 /poly-Si interface, 9, 11 and mechanical stresses in Al 2 O 3 after the 900°C annealing. 12 The present letter reports a structural and electrical study of differently processed SiO 2 /Si 3 N 4 /Al 2 O 3 ͑ONA͒ stacks with a particular emphasis on the effects of ͑1͒ Si 3 N 4 surface preparation, ͑2͒ postdeposition annealing of the entire ONA stack, and ͑3͒ type of metal top electrode on the electrical characteristics of the resulting ONA-based memory devices.
The ONA stacks used in this study incorporated a dry grown SiO 2 layer ͑68 Å͒ and a Si 3 N 4 layer deposited by low-pressure chemical vapor deposition ͑CVD͒. The Al 2 O 3 layer ͑150 Å͒ was grown on top of the Si 3 N 4 layer using atomic layer CVD at T = 450°C. The Si 3 N 4 surface was used either as deposited ͑A type͒ or intentionally oxidized ͑about 10 Å deep͒ prior to the growth of Al 2 O 3 ͑B type͒.
The chemical structure of the alumina specimens was investigated by high-resolution transmission electron microscopy ͑HRTEM͒ and spatially resolved over the ONA thickness electron energy loss spectroscopy ͑EELS͒.
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Electrical characterization was performed using Si-ONA-metal ͑SONAM͒ capacitors with dimensions of 500ϫ 500 m Figure 1 shows the C-V characteristics of the A-type samples before and after annealing in different gas environments. The annealing significantly reduced both the EOT and the positive charge in the stack ͑compare curves 1 and 2-4͒. The positive charge in the as-grown stacks was attributed to the Si 3 N layer 15 and correlates with the reduction of the hydrogen content in this layer upon annealing. 16 The heat treatment in the N 2 +O 2 mixture yields the smallest EOT combined with a twofold reduction in the interfacial charges.
The I-V characteristics of similar samples before and after annealing are summarized in Fig. 2 . The annealing decreased the FN current "threshold" voltage, which is consistent with the observed reduction of the EOT. The gas environment has a pronounced effect on the leakage ͑subthreshold͒ currents. We argue that oxygen annealing reduces the number of oxygen vacancies and improves alumina stoichiometry, thereby reducing the trap-assisted currents.
Cross-sectional HRTEM/EELS studies of the as-grown samples confirmed the amorphous nature of Al 2 O 3 and revealed the presence of a partially oxidized nitride layer, hereafter denoted as SiON, at the Al 2 O 3 /Si 3 N 4 interface even in the A-type sample ͑Fig. 3͒. These results are consistent with a partial oxidation of the nitride surface upon exposure to air reported previously. 16 The oxidized layer in the A-type stack is nonuniform with the average thickness of less than 1 nm.
In contrast, controlled oxidation of the nitride surface in the B-type stacks generated a relatively uniform SiON layer of about 1 nm thick.
Annealing both A-and B-type stacks induced crystallization of Al 2 O 3 , regardless of the gas environment. Diffraction patterns and near-edge structure of the Al-L 2,3 and O-K EELS edges ͑Fig. 4͒ all suggest a ␥-Al 2 O 3 -like polymorph as the crystalline phase. 17 A strong ͗111͘ texture was observed. The crystallization was accompanied by about 10% reduction in the thickness of Al 2 O 3 layer, which is consistent with the 20% density increase commonly observed for the transformation from amorphous to ␥-type Al 2 O 3 . 18 In addition to crystallization of Al 2 O 3 , the annealing produced growth of the interfacial SiON layer. The resulting thickness of the SiON layer was about 2.5 nm in the B-type stack and about 1 nm in the A-type stack ͑annealing improved the uniformity of the SiON layer in the A type͒. The EELS suggested incorporation of Al into the SiON interfacial layer upon annealing, as evidenced by the characteristic change in the fine structure of the Al-L 2,3 edge on going from the crystalline Al 2 O 3 to the amorphous interfacial ͑Si,Al͒ON layer ͑Fig. 4͒. Furthermore, the secondary ion mass spectroscopy revealed that the amount of hydrogen in Al 2 O 3 was reduced twice after the annealing. In parallel, the Al 2 O 3 dielectric constant increases from k ϳ 7 in the as-grown sample to ϳ10 ͑insert of Fig. 1͒ . Thus, the reduction of EOT ͑ϳ10% ͒ upon annealing can be attributed to crystallization of Al 2 O 3 . Extrapolation of the EOT dependence to the zero Al 2 O 3 thickness ͑Fig. 1͒ indicates that the EOT of a bilayer ON stack increases upon annealing. It can be ascribed to the growth of a SiON layer ͑Fig. 3͒ having the k value lower than that of the nitride. Figure 5 presents results of a charge loss in capacitors based on the A-and B-type ONA stacks. The charging was performed using a FN injection from the substrate. Subsequent baking at 150°C for 1 h in the N 2 atmosphere caused a significant loss of the trapped carriers. No correlation between the retention loss and the leakage current was observed. The best retention characteristics were obtained after annealing in the N 2 +O 2 mixture; however, the electron retention was still inferior to that of the standard NROM stacks ͑⌬V fb ϳ 300 mV for program window ϳ3 -3.5 V͒. The origin of the retention loss in the electron/hole-programed capacitors was determined by comparing standard baking and baking under a negative/positive voltage of 7 V applied to the gate. A complete suppression of charge loss when applying an appropriate voltage to the gate suggests that the loss occurs through the Al 2 O 3 layer.
For the Al 2 O 3 -controlled electron loss, any charges present in the vicinity of the Al 2 O 3 /metal-gate interface should either enhance ͑positive charges͒ or suppress ͑nega-tive charges͒ the electron flow. This effect was confirmed using the C-V test of the two capacitors. They were subjected to either positive or negative bias ͑5 V͒ which was applied to the gate electrode immediately prior to the bake. The electron loss in the capacitor having a positive charge at the Al 2 O 3 / Au interface was significantly higher than that in the capacitor with a negative charge ͓Fig. 5͑a͔͒. A similar effect was observed for the hole-programed capacitors. The effect of the interfacial charges is more pronounced for larger program windows. The effect of a prebake bias polarity was much smaller for the Pt capacitors ͓Fig. 5͑b͔͒. The holeprogramed Pt-gated capacitors demonstrated the largest program window of 5.5 V, which is consistent with the best blocking of electron injection into alumina. Thus, the interfacial charge is not an intrinsic property of Al 2 O 3 but is determined by the type of a metal electrode. Therefore, several other conventional materials having a high work function, such as TiN, TaN, and W, can be considered as potential candidates for a gate electrode.
Controlled oxidation of the nitride surface prior to Al 2 O 3 growth ͑B-type samples͒ significantly reduced the level of electron loss in the SONAM stacks. The B-type ONA structures demonstrated retention characteristics that were either very close or superior to the conventional ONO. For example, the sample with a Pt electrode annealed in the N 2 +O 2 mixture exhibited a retention loss of only 300 mV ͑for the 9 V program window͒ compared to 1 V in the A-type sample ͓see Figs. 5͑a͒ and 5͑b͔͒. This result suggests that a relatively thick ͑25 Å͒ interfacial ͑Si,Al͒ON layer in the annealed B-type stack provides an efficient barrier for the electron escape into the metal electrode. We believe that the EOT of Ͻ100 Å can be achieved for ONA stacks by further reduction of all layer thicknesses, thus enabling operating voltages below 6 V in NROM-and 10-12 V in SONOS ONAbased memory devices. 
